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A CMOS current mirror with lower than Vos(3a,) input voltage 
requirement is presented. It is shown that the structure can be 
modified to provide cascode-type output resistance for output 
voltages even lower than 2 Vns(sa,). The topology of the proposed 
current mirror allows low distortion operation from a single 1.5V 
supply, which makes it attractive for low-voltage applications. 
Introduction: The current mirror is one of the most important 
building blocks of analogue integrated circuits. Modern VLSI sys- 
tems now operating from single 3.3V supplies and dropping, 
require high performance current mirrors that can operate with 
low voltages. The fact that the V,, ~ V,  of an MOS transistor 
determines most of its important parameters (e.g. g,, w,) has been 
used in some topologies to eliminate the dependence of the 
required minimal output voltage and hence increase the allowable 
signal swing [l - 31. These topologies are commonly referred to as 
'high-swing cascodes'. However, the input voltage of most current 
mirrors reported in the literature does depend on the threshold 
voltage V,. This voltage drop (visually in the order of a volt) 
across the input terminal of those current mirrors may not be tol- 
erable in all low-voltage applications. The use of current mirrors 
with low input voltage is especially important for inplementation 
of VLSI test circuits which employ current sensing techniques [4]. 
Recently a few different current-mirror topologies with reduced 
input voltage requirements have been reported [4 - 61. The topol- 
ogy capable of providing both low distortion and high bandwidth 
while having no hard dynamic range limitation is shown in Fig. 1 
[4]. The level-shifter V, in Fig. l a  can be implemented as shown in 
Fig. lb. In this case, its value is equal to the difference of Mb2, Mbl 
gate potentials and can be set by properly selecting the Mb, and 
M,, aspect ratios and the values of current sources Ibl and Ib2. In 
general, it is assumed that for linear operation, both transistors 
forming the current mirror (MIMI, M,J must be kept in saturation. 
Hence, the required V, must be smaller than the threshold voltage 
v, . 
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Fig. 1 Current mirror topology 
a Conceptual schematic diagram of current mirror with reduced input 
voltage 
b Implementation of Fig. la current mirror [5] 
In this Letter we show that even if M,, is biased in the triode 
region the Fig. l a  configuration will perform linear current mir- 
roring. As a result, two new current-mirror circuits with reduced 
input, output and supply voltage requirements are derived. 
Low input-voltage current mirrors using triode-region trans&ors: 
For the Fig. la circuit, assume that V, is given by 
where AV t 0. Under this condition transistor MMl is biased in tri- 
ode and its drain current I,, in first approximation is given by 
V b = & n . + a v  (1) 
Using eqns. 1 and 2 and the Fig. l a  schematic diagram the input 
current ln can be expressed as 
The last equation shows that a triode-region transistor conducting 
drain current I,n and having a voltage source with the value V,, + 
AV connected between its gate and drain terminals, has the same 
gate potential as that of a transistor in saturation conducting cur- 
rent I,,, + p,/2 AV. Since Mm is still assumed to be in saturation 
the output current of the Fig. l a  current mirror must be given by 
(4) 
IoZLt = I,, + -AV2 PM 
2 
where PIw = PMl = PM2. 
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Fig. 2 Implementation of required level-shifter 
a Simple current mirror using triode-region transistor 
b Triode-region current mirror with cascode-type output resistance 
There are numerous possibilities for the level-shifter realisation. 
The level-shifter employed in the Fig. lb circuit may be used pro- 
viding the difference between the gate potentials of Mb, and Mbl 
satisfies eqn. 1, but the minimal supply voltage required in this 
case must be higher than V,  + Vi,. Another simpler and more 
robust implementation of the required level-shifter is used in the 
Fig. 2a current mirror. It consists of a single diode-connected n- 
channel transistor Mb conducting some constant bias current I,. 
The V, of this circuit is thus given by 
vb = VGSb = vtn + (5) 
P b  
The output current of this structure can be found to be 
It must be noted that the Fig. 2a mrror requres lower supply 
voltages than the Fig. 16 mirror. For threshold voltages V, = V,* 
= 0.9V the required V, is in the order of 1.3 - 1.5V. The main 
disadvantage of the proposed m r o r  is that its output current has 
an offset term. 
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Fig. 3 Input and output characteristics of circuit in Fig. 2b 
a Input driving-point charactersitic (V, against I,) of Fig. 2b circuit 
b Output characteristic (I,,, against V,,J for I,, = 50p.A 
c I,,, against Vdd for I,,, = 50p.A 
A structure which possesses a cascode-type output resistance, 
has better symmetry and cancels the current offset term is shown 
in Fig. 2b. Here negative feedback is formed by MM2-Mb2, MMl- 
Mh1 and Mil and the output resistance is approximately given by 
results: Both circuits shown in Fig. 2 were simulated 
using a BSIM level-13 model provided for MOSIS 2 micron orbit- 
analog process. The total harmonic distortion of the Fig. 2a and b 
mirrors was better than 0.3 and 0.1%, for input current with 
amplitude 75pA and frequency 1 kHz and I, = lOpA, respectively. 
This distortion can be accounted for if a more precise model for 
transistors in the triode region is to be used. The simulated input 
and output characteristics and I,,, against V, for J n  = 50pA of the 
Fig. 2b circuit are shown in Fig. 3. Fig. 4 shows its simulated 
transfer characteristic and magnitude frequency response. The 
transistor sizes used were: and Mbl,2 ~ 1001’2, - 2001’4 
and M - 20012. In all simulations a single 1.5V supply was used. 
The simulated output resistance of the Fig. 2b was 11 MQ for out- 
put voltages as low as 250mV. 
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Fig. 4 Simulated transfer characteristic and magnitude frequency 
response 
a Mismatch I, - I,,, against 
b Magnitude frequency response JouJJn (in dB) of Fig. 2b current mirror 
ConcZusion: MOS current mirrors with reduced input and output 
voltage requirements are derived. They used suitably biased triode- 
region transistors and have no hard limit on their dynamic range. 
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Precision temperature stabilised tunable 
CMOS current-mirror for filter applications 
T. Voo and C. Toumazou 
Indexing terms: Current mirrors, Analogue circuits, Circuit theory 
A temperature stable external reference resistor is used to 
accurately control and tune the transconductance of an integrated 
current-mirror. The technique can be used to tune and optimise 
the bandwidth of the current-mirror for application in CMOS 
filters. 
Introduction: Current-mode continuous-time filters which exploit a 
generic CMOS current-mirror are very promising for high fre- 
quency applications, and have lately been investigated considera- 
bly [ l ] .  In this Letter we present a temperature stable resistive 
tuning compensation scheme to accurately adjusting the 
bandwidth of the current-mirror and hence the filter operating 
frequency. 
Basic current mirror: As discussed in [2], the bandwidth of the 
simple CM can be increased with resistive compensation as shown 
in Fig. la. All the CMs in this Letter are assumed to be appropri- 
ately biased, so biasing circuits are not shown. For RI, = lI’gml, the 
resultant bandwidth is doubled (assuming MI and M2 are the same 
size). This technique is also applicable to first generation switched- 
current cells and o’ther more complicated CMs such as cascode, 
regulated cascode and the Wilson CM. 
0 
Fig. 1 Tunable simple current mirror 
For full monolithic integration, R,, can be a passive resistor 
made of polysilicon, or a diffusion resistor. There are three disad- 
vantages of using !such passive resistors in this application. First, 
the absolute values of the integrated passive resistors have a rather 
large tolerance. Even with a mature process, the passive and active 
components can have more than 10% variations. Secondly, the 
temperature dependence of passive resistors does not track 
transconductance (of the MOS transistors. Third, for optimum 
compensation, it is required that R,, = l/gm,. Hence, R,, is required 
to track gml which varies considerably with process and tempera- 
ture drifts. For more robust design, R,, can be replaced by a small 
transistor MI, with its gate voltage V,, tuneable. This will incur 
little extra power clonsumption and minimal increase in chip area. 
+ + + 
Fig. 2 Current mirror compensation and t UNing technique 
Active RI, tuning: First, we analyse the resistive compensation. 
Referring to Fig. 2, Mll, Mi*, and MI, produce K,, which controls 
the gate voltage of MO3. The channel resistance of MO, needs to 
match and to track l/gm, for optimum bandwidth [2]. With ( W/L), 
= (WIL),?, Mol and M,, are biased with the same current, I,. Fur- 
ther, if (WI’L)), = (IVIL),,, the voltage at node l will be the same as 
at node 2. With the gate of MO3 and M12 at equal potential Vg,3 = 
V,,,. To keep the voltage at node 1 and node 2 the same, the 
tuning current, I,u, which feeds into the drain of M,, must be 
drawn out from its source to maintain I,= I,, (this can be imple- 
mented with a simple sinWsource CM). With these conditions, and 
assuming MO, is operating in its linear region, and Mol, MI,, and 
MI, are biased in saturation, the following equations are derived 
gm1 = d2Pcoz(W/L)14 (1) 
11 $- It, = 0.5/h(Vgs12 - % I 2  (3) 
where all the symlbols have their usual meanings [3]. Eqns. 1 - 3 
are combined in eqn. 4 to give a better insight to the tuning and 
control mechanism. 
Note that for I, = 0, an optimum transistor sue relationship exists 
which is only dependent on the transistor aspect ratios and it is 
well controlled, 
